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ABSTRACT 
The oscillation on the phase voltage is due to the resonant structure formed by a 
parasitic loop (consisting of two FETs and the input decoupling capacitors) inductance 
and the output capacitance of the low side FET. Therefore, it is important to minimize 
this parasitic loop inductance. A simulation guideline is developed on full-wave modeling 
and simulation of buck converter layouts to estimate the parasitic loop inductances. 
Furthermore, this method is taken one step further to estimate the far-field radiation from 
the loop. These simulations were verified on six PCB variants of the buck converter and 
were compared with measurements in a semi anechoic chamber. 
Later a layout optimization technique for de-de synchronous buck converter to 
suppress its EMI and minimize its parasitic loop inductance is discussed. Three different 
loop orientations were optimized for lowest loop inductance by proper placement of 
FETs, decoupling capacitors, vias etc. The radiated emissions of these loops were 
compared and were also compared with full-wave simulation. 
Co-simulation is a method which combines full-wave and non-linear SPICE 
solutions to obtain a model which reflects the real circuit behavior of the PCB. In the first 
part of this thesis, co-simulation is used to estimate the EMC related parameters of the 
de-de synchronous buck converter. Three different co-simulated strategies were 
examined and analyzed. Initially the phase voltage ringing was estimated and compared 
with the measured ringing on the phase voltage. After achieving a decent match, EMC 
parameters such as coupling in a TEM cell and coupled voltage on a conical antenna 
were co-simulated. These simulations were then verified by lab measurements. Important 
aspects, pros and cons of co-simulation are also discussed. 
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SECTION 
1. INTRODUCTION 
Switching power supplies are an integral part of modem electronic systems. 
Electromagnetic Compatibility of switched power supplies is a serious problem to deal 
with. This report explains the EMI issues with de-de step down buck converter and 
suggests solutions to mitigate the issue. Methods to accurately predict the EMI of de-de 
buck converters are also discussed. 
A buck converter is a step down de-de converter. It uses two complimentary 
switches and an inductor and a capacitor at the output stage. The two MOSFETs switch 
alternatively connecting the inductor to the source. The energy is first stored in the 
inductor and is then discharged into the load. The duty cycle of the converter decides the 
output voltage. Figure 1 shows the circuit of a synchronous buck converter. 
Phase node 
-=- a 








The buck converter schematic with all the distributed parasitic loop inductances is 
shown above. Consider a state when the high side FET is turned ' ON' and the low side 
FET is turned ' OFF' . A loop is formed by the input decoupling capacitor Cd and the two 
switching MOSFETs. The inductance due to this loop is shown as distributed inductance 
Ll_loop, L2_loop and L3_loop. When the low side FET is turned off it is seen as a 
capacitance which is equal to its output capacitance Coss. When the high side FET turns 
on all the AC current is provided by the input decoupling capacitors. Now since the 
impedance of the inductor L 1 is higher at high frequencies all the AC current flows 
through the output capacitance of the low side FET. This way the entire AC current is 
confined within the Decap-MOSFET loop. 
The inductance ofthe Decap-MOSFET loop and the output capacitance of the low 
side FET will resonate at some resonant frequency. This will cause ringing on the rising 
edge of the phase voltage as shown in the measured waveform in Figure 2. 
Phase Voltage 
1 0 ~ ... . ·i-- -·,· -,- -
8 ~ -· - · + - - ., - - .. --- ·--
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Figure 2 . Ringing on the rising edge of phase voltage 
Some of the possible noise types in buck converter are: 
1. Conducted noise is a problem for lower frequencies usually below 
30MHz. It is usually related to switching frequencies and/or rise and fall 
times. 
2. 50-300MHz Broadband noise: This report deals with the broadband noise 
(in 50-300MHz frequency range) issues and its solutions. 
3. 200-900MHz Broadband noise: This is usually associated to the noise 
related to the diode reverse recovery. 
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1. EMI PREDICTION IN SWITCHED POWER SUPPLIES BY FULL-WAVE 
AND NON-LINEAR CIRCUIT CO-SIMULATION 
Ankit Bhargava, David Pommerenke and Keong Kam, 
MS&T EMC Laboratory, Rolla, MO, USA 
Federico Centola, C.W. Lam, Robert Steinfeld, Apple Inc, Cupertino, CA, USA 
ABSTRACT 
4 
This paper treats the problem of electromagnetic interference in switched mode 
power supplies using co-simulation. Co-simulation combines full-wave EM solution with 
non linear SPICE circuit. Voltages, currents (at different nodes in the circuit) that drive 
the EMI can be simulated. Different co-simulation strategies are discussed along with 
their pros and cons. Also different commercial software tools have been evaluated for this 
simulation technique and promising results have been compared to measurements of 
voltages, TEM cell coupling and coupling to an antenna. The circuit investigated is a de-
de buck converter. 
5 
1.1 INTRODUCTION 
EMI simulation tries to model the EMI (conducted or radiated) from a circuit, 
given the circuit schematic and PCB geometry. In order to achieve this purpose, the 
simulation tool should not only include the voltage- and current-based modeling (SPICE) 
but also field-based modeling (full-wave). Thus, the desired purpose cannot be achieved 
by full wave or SPICE alone. Co-simulation technique treats this problem by combining 
the full-wave solution with the SPICE circuit to predict the EMI. Full-wave modeling 
provides a good prediction of the parasitic elements in the circuit due to its physical 
geometry, placement of components, loop sizes and etc. SPICE allows simulation of the 
general circuit behaviour (e.g. effect of filters, boot strap circuits and etc). Co-simulation 
technique combines the full-wave and SPICE method using different approaches and 
software packages. 
This paper specifically deals with modeling of the EMI from a synchronous de-de 
buck converter. The synchronous buck converter is a type of step down de-de converter 
which consists of two complimentary switches and LC output stage [5]. Let us consider 
the case when the high-side MOSFET turns on and low-side MOSFET turns off [2]. The 
input decoupling capacitor and the two switching MOSFETs form a loop (switching 
loop). The loop inductance of this switching loop and the total capacitance between the 
drain and source of the low-side FET forms a resonant structure. The parasitic LC 
resonance results in ringing on the rising edge of the phase voltage waveform. The 
frequency of oscillation in the ringing corresponds to resonant frequency of the switching 





Figure 1.1. Buck Converter Schematic 
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Figure 1.2. Measured voltage at phase node 
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In this paper the co-simulation technique was utilized to simulate the phase 
voltage ringing of the synchronous buck converter and the coupling from this ringing. 
Section 1.2 discusses different approaches in performing a simulation using co-
simulation technique. Section 1.3 shows another example of co-simulation technique 
used in simulation of coupling from synchronous buck converter inside a TEM cell. The 
measured data is compared with simulations. 
7 
Section 1.4 discusses various parameters associated with the full-wave and SPICE 
simulations which altogether affect the co-simulation. The last section gives an overview 
of a field co-simulation (coupling to an antenna). 
1.2 CO-SIMULATION STRATEGIES 
The two well known methodologies for practicing co-simulations are using S-
parameter interface and the locked time step method. In the locked time step scheme 
SPICE simulation is run in locked-step with FDTD simulations. The S-parameter 
interface method allows us to use S-parameters of an N port network within a time 
domain SPICE simulation. Different methods, like direct transformation, or identification 
of physical meaningful or none meaningful equivalent circuits exist to transform S-
parameters into a form suitable for time domain simulation [7]. In this paper the S-
parameter interface is mainly used for co-simulation. This method can be implemented in 
three different ways. The first way is to solve for the S-parameters related to the PCB 
geometry using a full-wave solver capable of co-simulation (such as CST Microwave 
studio). After the S-parameter calculation the co-simulation is performed in the same 
software package. The second method is to use the S parameters calculated from an 
external full-wave solver and then convert them into equivalent SPICE sub circuits such 
that it can be used as a library block in SPICE solvers like PSPICE/HSPICE. The third 
way is to import S-parameters as an S-parameter block directly into solvers like ADS 
which can handle S-parameters. A transient analysis is performed in the ADS SPICE 
solver to calculate voltages and currents that drive the EMI. The flow chart in Figure 1.3 
summarizes the three implementations: 
8 
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Figure 1.3. Flow chart describing S parameter based co-simulation 
• Proper calculation of S parameter using full-wave solver: 
-+ A model of sufficient accuracy 1s needed. Experience and numerical 
experimentation allows us to guide in deciding which features need to be included in the 
model and which features can be left out while still achieving accuracy sufficient for the 
purpose of EMI prediction. In our case the switching loop forms an inductor of only few 
nano Henry. As IC package inductance, ESL of capacitors etc are also in the single nano 
Henry range we needed to include the geometry of those devices. 
-+ Appropriate port definition: Discrete or lumped ports can be used to define the 
nodes for connecting to the SPICE components in the co-simulation. The location and 
reference for all the ports are an important factor in the passive simulation and should be 
carefully chosen. All the ports were not referenced to the ground plane. Some ports were 
referenced to other terminals as it was more realistic. For example in the buck converter 
structure, the drain and gate terminals can be referenced to the source terminal. Other 
9 
ports that were referenced to the ground plane were referenced to the same electrical net 
in SPICE. This might not be always true since at RF all the locations of the ports will 
have different references on the same ground plane. But it is difficult to decide the 
reference for those ports in SPICE. In the experiment discussed the same electrical net is 
used in SPICE for all the ports referenced to the ground plane in full-wave. Inaccurate 
port definitions can produce incorrect S-parameters and thus unexpected results in co-
simulation. Figure 1.4 shows an illustration of a full-wave model of a buck converter 
passive geometry with discrete ports. 
Figure 1.4. Full-wave model of buck converter PCB 
The S-parameter interface can be implemented in three different ways as shown in 
Figure 1.3. After the S parameter calculation the co-simulation was performed to predict 
the ringing in the phase voltage waveform of a synchronous buck converter test board. 
Figures 1.5 shows the simulated phase voltage using two different approaches. The first 
result shown in Figure 1.5 was simulated by converting the S-parameters into equivalent 
SPICE sub-circuits using IdEM tool and then simulating the entire converter circuit [7]. 
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The second result shown in Figure 1.5 was simulated by directly importing the S-
parameters into ADS and performing co-simulation of the converter circuit. 
> 
Phase Voltage: IdEM 
15r---~--~==~====c=======~ 
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- Co-Simulation IdEM 
10 e-----··-- ·-··• • 
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Time(us) 
Phase Voltage: ADS 
-Measured 
10 - Co-Simulation ADS 
8 
6 
2 f ·-- 111···---~~--···-·----·'----·-···-·--'-------·-·-· ~ - -
0 f __ ... ___ ____ ___ ; ···-·- ·-·-···,---··- ·-·-·--,---·--··- · -· l·-·-·- -----· ; ······---··--1 
240 02240.04240.06240.08 240. 1 240. 12 
Time(us) 
Figure 1.5. Phase voltage using equivalent SPICE sub-circuits and ADS 
It has been observed that there are some parameters associated with the co-
simulation technique that can indirectly affect the simulation result. For example: S-
parameters can be calculated using either frequency domain or time domain solvers, 
neither of those parameters is perfect. Both can be non-passive or non causal. In the 
experiment discussed earlier, the S-parameters were calculated using frequency-domain 
solver. Time domain based S-parameters sometimes made the SPICE solver unstable. 
This instability issue could be corrected by several S-parameter improvement methods 
like passivity and causality check [6]. Within the link path analyzer, methods for 
improving S parameter can be found, however, they have not been used for the data 
shown here [8]. 
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As shown in Figure 1.5 results will depend on the techniques used. It is difficult 
to judge which results are "right", as there are many modeling steps that contribute to 
this: 
• Geometry file simplification 
• Port type and arrangement 
• Numerical solution method 
• Time interval simulated or lowest and highest frequency 
• S-parameter imperfections 
• Conversion methods of S-parameters to time domain 
• MOSFET models used in SPICE (the power MOSFET models have not 
been derived to be used to predict ringing around 100 MHz) 
• Integration techniques in the SPICE solver 
• Measurement uncertainty for reference data 
So far we believe that a prediction of the EMI is difficult to achieve, however, 
parametric investigations and its analysis is certainly possible within the accuracy we 
experienced using co-simulation. 
1.3 CO-SIMULATION AND EXPERIMENTAL ANALYSIS 
As the co-simulation method depends on ports, it is difficult to calculate a 
maximized far field. This would require a considerable number of ports. Therefore, we 
concentrated on EMI related parameters, e .g. common mode currents (using IdEM tool) 
or the excitation of a TEM cell by a PCB (using ADS) [3][9][10]. 
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Using a TEM cell having two output ports, one can separate the E from the H 
field coupling by a 180 deg hybrid [ 4]. The coupled voltage measured using a TEM cell 
at one of its ports has been simulated. The following is the walkthrough of the steps 
involved in performing co-simulation for the prediction of coupled voltage from the 
converter in a TEM cell. 
• Experimental Setup. 
The electric and magnetic field dipole moments are visible as voltages at the ports 
of the TEM cell [3]. The magnitude of this measured voltage can be used to estimate the 
peak radiated emissions [3]. Therefore this coupled voltage was measured and co-
simulated. A 10 x 10 em two-layer buck converter test board was designed to fit into the 
TEM cell opening. The measurements were made for different orientations of the board. 
SMA connectors on the backside of the board feed the voltages and gate drive signals. 
Figure 1.6 shows the top side of the test board. 
13 
Figure 1.6. Top side of buck converter PCB 
Figure 1. 7 shows the measurement setup which includes an Agilent 81150A pulse 




Figure 1. 7. Measurement setup 
Osci II oscope 
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The buck converter synchronously switches and the ringing in the phase voltage 
waveform is expected to dominate the TEM cell coupling. The coupled voltage on the 
TEM cell port was expected to have the same frequency of oscillations as the phase 
voltage. 
• Full Wave Modelling and SPICE Interface 
As the first step, the geometry of the buck converter test board and the TEM cell 
were modelled in full-wave with all the appropriate ports defined as shown in Figures 1.8 
& 1.9. 
Figure 1.8. Full-wave model ofTEM cell 
I I 
1 
Figure 1.9. Full-wave model of buck converter in a TEM cell 
The passive models were extensively verified against measurements. For example, 
S-parameters between the five ports (Yin, V gl, V gh, Port 1 and Port 2 of TEM cell) were 
15 
measured and simulated in full-wave. After eliminating a few errors, there was a good 
match between all of the S-parameters measured and simulated. Additionally, geometry, 
S-parameters and their conversion, MOSFET SPICE models and etc. were further 
verified. The MOSFET SPICE models need to be accurate. Discrepancies in the model 
such as improper loss modelling may also make a difference in the attenuation of signals. 
The structure in Figures 1.8 & 1.9 was simulated to generate S-parameters and 
these were imported into ADS as an S-parameter block. Then, the rest of the converter 
circuit was constructed in the ADS SPICE solver. A transient simulation in SPICE was 
used to simulate the voltage at phase node and the voltage at the TEM cell ports. The 
following section discusses the results from measurement and co-simulation. 
• Comparison of Co-simulation with Measurements 
The main coupling mechanism was found by breaking the fields into E and H by 
us1ng a 180° hybrid [3]. It was found that H field coupling is stronger than E field 
coupling. After post processing of the S parameters of the buck converter and TEM cell 
geometry the final circuit in ADS was completed. The phase voltage was first simulated 
since it is the main source of Electromagnetic coupling. Figure 1.10 shows the 
comparison of co-simulation and measurement of the phase voltage: 
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Figure 1.1 0. The phase voltage in TEM cell co-simulation 
The simulated phase voltage is a decent match with measurements in terms of the 
ringing frequency. The prediction in the phase voltage attenuation is not so accurate. 
Figure 1.11 shows the coupled voltage inside a TEM cell. 
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Figure 1.11. Coupled voltage in a TEM cell 
The following paragraph gives an example of a choice that seemed reasonable, 
but led to false results. The voltage coupled to a port of the TEM cell was simulated and 
measured. Figure 1.11 compares measured and simulated coupled voltage in the first trial 
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run: The match is pretty bad; the simulated voltage is much larger than the measured. 
This problem was traced back to the port definition. At first the ports for the Gate and 
Drain have been defined to ground (Fig. 1.12), but they needed to be defined between the 
source and the drain and source and the gate contacts (Fig. 1.13). From a circuit point of 
view both definitions lead to the same result, however, the current that flows in the ports 
causes fields that couple to the TEM cell, only the new definition reflects the current flow 
within the MOSFET correctly. 
t t t 
Figure 1.12. Port referencing in old model 
Figure 1.13. Improved port configuration 
Figure 1.13 shows the improved configuration of the ports used in full-wave 
model. In the improved model the drain and gate ports are referenced to the source 
terminal. This referencing scheme allows the placement of the ports in the position that 
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corresponds with the natural flow of the currents in the system and also reduces the 
length of the ports. After this change in port definition and referencing, the new data from 
co-simulation matched the measurement much better, as shown in Figure 1.14. 
Differential ports are used in all the above models since this makes it easier to reference 
each port separately, if necessary. 
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Figure 1.14. Coupled voltage in improved model 
1.4 DISCUSSION 
What would happen if EMI simulations are used debugging or predicting EMI 
results? The major concern is if the product will be able to pass the FCC-class B on the 
basis of these results. 
The experience gained from the several experiments discussed in this paper shows 
that there are many steps involved in performing co-simulation, which requues 
meticulous verification of modelling. A small discrepancy in the modelling or steps 
overlooked can make drastic differences in the final results. Co-simulation is yet a 
difficult process to use as prediction tool. Important parameters tn co-simulation 
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technique are: proper modelling of the Geometry, S-parameter, S-parameter conversion, 
MOSFET models, TEM cell model, far-field model and others. 
There are additional factors that could affect the co-simulation result. These 
factors are: 
1. Port definition and port references 
2. Single ended or differentialS-parameters 
3. Frequency domain vs. time domain solver 
4. Direct import of S-parameters or conversion to equivalent circuits 
5. Passivity and causality check 
The major parameters for an accurate SPICE simulation are the SPICE models of 
the non linear devices used. In switched power supplies the SPICE models for the power 
MOSFETs must be modeled very accurately to achieve results similar to measurement. A 
general problem of EMC simulation is caused by using semiconductor models outside 
their intended prediction ability. For example, predicting the 20th harmonic of an output 
driver, or in this case, predicting the ringing and its attenuation at 1 00 MHz of a power 
MOSFET and its recovery charge carrier injection. 
1.5 CO-SIMULATION AND EXPERIMENTAL ANALYSIS 
So far only voltages in the circuit have been shown. But from an EMI perspective 
the far field is of interest. Far field simulations are difficult using co-simulation as the 
maximization process performed during measurements would require using very many 
ports defined in the far field. Instead we created a test setup that includes a small antenna, 
in the intermediate field region of the converter. The antenna receives the field, and its 
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feed is defined as a port in the simulation. This way a field simulation results can be 
approximated. The simulation setup is shown in Figure 1.15. 
CoaJCcables 
providing the 









Figure 1.15. Setup for field simulation 
Procedure: The DC/DC synchronous buck converter board was placed vertically 
above a large ground plane. The ground plane of the buck converter and the large ground 
plane were well connected using copper tape and soldering. Three coaxial cables provide 
the input voltage and the two gate drives to the DC-DC converter from external sources. 
A conical antenna (made out of copper) is placed in the intermediate field region of the 
buck converter. A conical antenna was used as it is relatively easy to model. It is part of 
the full wave model. Voltage coupled on the cone antenna is · measured using an 
oscilloscope and is triggered using the high side gate pulse. Figure 1.16 shows the top 
view of measurement setup for the cone experiment. 
The conical antenna is placed at 50cm which is the transition region between the 
near and far field. The coupling mechanism can be found by comparing the E and H 
fields in the near field region and relating it to the wave impedance. It is known that if 
E/H < 3 77 (Zw wave impedance) in the near field , then magnetic field is dominant and if 
E/H > 3 77 then electric field is dominant. E and H fields were measured at several 
distances from the DUT using an E field dipole and H field loop antenna. We see that the 
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E/H ratio is less than 3 77 in the near filed region and converges to 3 77 as we approach 
the far field. Table 1.1 shows the E/H ratios which indicate that the coupling is magnetic. 
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Figure 1.16. Top view of measurement setup for cone experiment 
Table 1.1. E/H ratio in the near field and the transition region 
Distance of Zw: measured at 102MHz Dominant Field 
antenna from (in ohm) 
DUT 
10cm 28.84 H field 
15cm 83.33 H field 
20cm 243.9 H field 
25cm 233.33 H field 
30cm 333.33 H field 
40cm 426.82 H field 
50cm 385.71 Transition region 
60cm 366.66 Converges to 3 77 
70cm 360 Converges to 3 77 
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The voltage on the antenna was measured on an oscilloscope. Same setup was co-
simulated in full-wave and SPICE. Figure 1.17 shows the measured and the co-simulated 
antenna voltage. Figures 1.18 and 1.19 show the STFFTs of the measured and simulated 
port voltages. 
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Figure 1.19. Co-simulated voltage STFFT 
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The magnitude of the measured antenna voltage is a close match with the co-
simulated result. The ringing frequency is also predicted well and is in the range of 
90MHz-lOOMHz as shown in STFFTs in Figures 1.18 and 1.19. But attenuation in the 
co-simulated antenna voltage is more than the measured. This shows that co-simulation is 
a decent method to predict field parameters related to EMI. 
1.6 CONCLUSION 
This paper illustrates experience gained from the application of co-simulation in 
simulating EMI relevant factors of a buck converter. The presented experiments and 
simulation data shows that the co-simulation technique is a challenging simulation 
method for the EMI prediction of the switched-more power supplies, however, it has 
reached the level maturity that we believe parametric simulations are possible. This paper 
was intended to explain the factors affecting this type of simulation and to highlights the 
'do's' and 'don'ts'. 
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This paper provides a guideline on full-wave modeling and simulation of the 
passive buck converter structure. Modeling strategies to predict the EMI parameters such 
as loop inductance and far-field radiation are discussed which would help to obtain a 
good simulation model. Three PCB layouts and their variants with similar inductances 
are simulated. Component package height contributes the most to the loop inductance. 
This is verified by comparing the loop inductances when the package height is reduced to 
zero from its original dimensions. Normalization in full-wave simulations is discussed 
and explained. 
2.1 INTRODUCTION 
The parasitic loop inductance in DC-DC buck converters is due to the loop 
formed by the two switching MOSFETs and the input decoupling capacitors [1]. This 
loop inductance along with the output capacitance of the low-side FET forms a resonant 
LC structure which causes ringing in the rising edge of the phase voltage [ 1]. This 
resonance causes a significant amount of noise current in the loop which can result in 
magnetic field coupling. Therefore a method to estimate this loop inductance is necessary. 
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In this paper, a method to estimate the loop inductance using full-wave simulation is 
discussed. Furthermore, this method is taken one step further to approximate the far-field 
radiations from the loop. This paper further elaborates specific details for the full-wave 
modelling of DC-DC buck converters. 
Section 2.2 discusses key aspects of a de-de buck converter modelling in a full-
wave simulation. Section 2.3 discusses six PCB layout structures that have been modelled 
in full-wave for loop inductance and the far-field estimation. Section 2.4 explains the 
normalization for the absolute far-field number and the last section proves the 
dependence of loop inductance on package height. 
2.2 KEY ASPECTS OF DC-DC CONVERTER FULL-WAVE MODELING 
The layout of the buck converter was carefully examined, and the design was 
optimized to minimize the loop inductance to as low as 2nH. The physical geometry and 
the loop area related to the loop inductance. Since the inductance is so low, it becomes 
critical to model smaller details like internal structures of the FETs, its height, and etc. 
Details of the modelling of each part of the loop are discussed in the following sections: 
• MOSFET Package 
The height of the MOSFET package contributes the most to the inductance since 
the area of the loop is predominantly affected by the package height. Therefore, it would 
be advantageous to choose a package with minimum package height. For this experiment, 
MSL 1 package was chosen. FDMS8692 and FDMS8672 were used as the high-side and 
the low-side FETs, respectively. Figure 2.1 shows the MSL1 package. The height of the 
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package is lmm. The full-wave model of the FET package was designed according to the 
dimensions provided in the device datasheet. 
Figure 2.1. MSLl MOSFET package [3] 
The physical structure and associated current paths need to be modelled 
accurately to get an accurate result. The internal structure of the PETs had to be modelled 
to obtain an acceptable level of accuracy. The internal structure of the PET was examined 
via shaving off the top side of the package. Figure 2.2 shows the internal structure of the 
PET and Figure 2.3 shows the full-wave model of the PET. 
Figure 2.2. Internal structure of the power MOSFET 
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Figure 2.3. Full-wave model of the power MOSFET package 
The internal lead frame consists of copper strips connected to the die. These 
copper strips were modelled in the full-wave structure to maintain the similarity between 
the actual and the full-wave structure. 
• Modelling of the Decou piing Capacitors and Via Arrangement 
The input decoupling capacitors complete the loop and provide the return path for 
the loop current. The full-wave model of the decoupling capacitors should have the same 
dimensions as the actual package size (0603, 0805 etc). The capacitors were modelled as 
a block of metal with a discrete capacitor element. The optimal placement of decoupling 
capacitor to minimize loop inductance is the closest location to the high-side FET [3]. 
The adjacent internal ground planes should be connected well through many ground vias . 
The vias should be placed in the loop area enclosed by the current path to minimize the 
loop inductance. 
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• PCB Stack-up 
The dielectric thickness between the signal and ground layer will also affect the 
loop inductance. For example, dielectric thickness of 4mil will result lower loop 
inductance than that of 8mil. Therefore the stack-up should be modelled with the correct 
dielectric thickness. 
A discrete port can be used to excite the loop. The source impedance was set to a 
very low value (ideally 0) to minimize loading effect. The port in the full-wave model 
was placed inside the high-side FET. Finally, a time domain solver was used for the 
electromagnetic simulation. 
2.3 LOOP INDUCTANCE AND FAR-FIELD ESTIMATION 
The loop inductance can be estimated form the resonance frequency of the loop 
using equation 1 [1][5]. 
The two MOSFETs 1n the buck converter switch synchronously. Since the 
broadband EMI of interest is related to the ringing on the rising edge of the switching 
voltage waveform, the state when the high-side FET is on and the low-side FET is off 
was considered. When a FET is turned "ON" it is seen as the on-resistance (Ris(on)) of the 
high-side FET. A turned "OFF" FET is seen as the output capacitance of the low-side 
FET (Coss). Therefore, Rts(on) and C oss were added inside the high- and low-side FET, 
respectively, in the full-wave model. This arrangement is as shown in Figure 2.4. 
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Figure 2.4. Lumped element and port placement in the full-wave model 
The loop was excited using a Gaussian pulse and the S1 1 is calculated. The 
impedance looking into the loop can be calculated from S 11· The impedance looking into 
the loop has resonance at the resonance frequency of the loop. This resonance frequency 
can be used to determine the loop inductance. The value of Coss was taken from the 
datasheet of the low-side FET. Figure 2.5. shows the impedance looking into the loop 
from the full-wave simulation. 
Impedance looking into the loop 
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2n:.J L loop * 800pF 
Lloop = 2.4n H 
The loop inductances of the various layout variants were calculated using the 
same method described above. The buck converter test boards employing the simulated 
loop layout variants were designed and built. The loop inductance of the each test boards 
was determined from the ringing in the phase voltage as shown in Figure 2.6. Again, 
Equation 1 was used to determine the loop inductance from the observed ringing 
frequency. 
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Figure 2.6. Resonance frequency from phase voltage measurement 
A broadband far-field monitor can be used to estimate the far-field radiation 
pattern of each full-wave model. The far-field at 3m was simulated In full-wave 
simulation and the results were compared to the measured far-field radiations. The 
maximum radiated far-field can be obtained from the magnitude of the major lobe at the 
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resonance frequency from its E-field radiation pattern. Test board layout 2 (as shown in 
table 1) and its variants radiate the least as compared to other two loops. Although the 
relative behaviour of the far-field is well predicted, the absolute value of the simulated 
far-field radiation shows some discrepancy compared to the measured values. This is due 
to the way the particular full-wave simulation software (CST Microwave Studio) 
normalizes the frequency domain quantities. This will be further explained in the next 
section. Table 2.1 shows the full-wave models of the six layout variants with the 
simulated and measured loop inductances and far-field radiation. 
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The orientation of the loop is different in test boards 1, 2 and 3. However, the 
optimized inductances of the three loop orientations were similar in this case. The 
simulated and the measured loop inductances show a good match. Although the loop 
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inductances were similar, Table 2.1 shows that layout 2 radiates the least when compared 
to layouts 1 or 3. The variants 1, 2 and 3 of layout 2 show various via arrangements. The 
ground vias were initially near to the low-side FET. This might not be good for signal 
integrity as the vias carry significant RF pulsing currents. To mitigate this issue, these 
vias were moved away from the loop to maintain the high frequency current on one layer 
without penetrating into the inner layers. 
Both measured and simulated far-field radiation showed that the emissions from 
layout 2 are more than 1 OdB lower than the layouts 1 and 3. They also show that the 
radiations from variant 2 of layout 2 are further lower than the original layout. 
2.4 NORMALIZATION 
The currents, voltages, far-field etc in a full-wave solver are usually normalized to 
some fixed value and hence may be different from the measured results. For example, in 
CST MWS, while the time domain signals are un-normalized, the frequency domain 
quantities are always normalized to 1 W of input power. So, regardless of the time-
domain excitation signal used, the frequency domain quantities will be normalized to 1 W 
of input power [ 4]. To analyse the normalization process, the same geometry was excited 
with two different excitation pulses. The structure was first excited with a 1 V Gaussian 
pulse. In the second simulation, the excitation was a 160V Gaussian pulse. The results in 
the two cases were compared. 
From Figures 2.7, 2.8 and 2.9 it is observed that the time domain signals are real 
while the representation of the same signal in frequency domain is always normalized to 
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a fixed value (1 W of input power) [4]. Thus, the simulated far-field radiation 1s also 
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Figure 2.7. Excitation sources 
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Figure 2.8. Loop currents 
------;---r- ----,-----;--
' -
---- ,- , -
---- , ----- ,.- -
' ' ' I t I I 
•• I ••••• L •••• J ••••• L 
I t I I 
I I I I 
' ' ' 
' ' ' 
- , - -- r -- , -
' ' ' 
0 50 100 
Current Spectrum in CST MWS 
250 
Frequency 
300 350 400 450 500 
Figure 2.9. Frequency spectrum of loop currents in CST MWS 
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To have a valid comparison between the measurement and simulation, the transfer 
function between far-field spectrum (V/m) and the loop current (Amp) at the resonance 
frequency is compared. This eliminates the discrepancy due to the normalization because 
the normalization factors are cancelled out in the process of determining the transfer 
function. 
The transfer function was also calculated for the measured quantities. The 
spectrum of the loop current was derived from the measured phase voltage spectrum. It 
was ensured that the measurement bandwidth (e.g. RBW) was kept the same for 
measuring both phase voltage spectrum and far-field spectrum. 
Table 2.2 shows the comparison of the transfer function, or the ratio of the far-
field to loop current at the resonant frequency from both measurement and simulation. 
Farfield (.!C) 
Comparison ratio = L C m(A) 
oop urrent 
Table 2.2. Comparison ratios in measurement and simulation 
Measurement Simulation 
Board 1 -37.21dB -36.02dB 
Board 2 -45.5dB -44.20dB 
Board 3 -36.77dB -34.98dB 
The ratios in the measurement are similar to the ratios from the simulation. 
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2.5 EFFECT OF PACKAGE HEIGHT 
It was mentioned in the earlier section that the package height is the predominant 
factor in loop inductance. This can be shown by running the same simulation with 
reduced package height. In this particular experiment, the package height was set to zero 
by removing package models. 
Table 2.3 shows a drastic decrease in loop inductance when the package height is 
zero. This shows that the overall loop inductance can be improved by reducing the 
package height. 








Layout 2 Layout 3 
0.54nH 0.85nH 
33.2dB!lV/m 
Loop inductance and the far-field radiation of a buck converter were successfully 
simulated using passive simulations. The structure should be carefully modeled in order 
to achieve accurate simulation results. Normalization is an important factor to consider 
before comparing any simulation results with the measurements. The normalization can 
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be eliminated by comparing the transfer functions instead. The full-wave simulations also 
show the effect of package height. The loop inductance can be reduced by using thinner 
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3. REDUCTION OF EMI AND PARASITIC LOOP INDUCTANCE OF DC-DC 
CONVERTERS BY LAYOUT OPTIMIZATION 
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ABSTRACT 
The paper introduces layout optimization techniques for the DC-DC synchronous 
buck converters to suppress their EMI and minimize the parasitic loop inductance. Three 
different loop orientations have been discussed. These are optimized by careful 
placement of MOSFETs, vias and decoupling capacitors such that the loop inductance is 
minimized. Far-field and TEM cell measurements on the test boards show that a 
completely horizontal loop orientation has less EMI and a more uniform radiation pattern 
as compared with other prototypes. The far- field emissions were suppressed by over 
1 OdB by changing the layout of the buck converter such that it helps in suppressing the 
radiations. Full-wave passive simulations were used to verify the measurements on the 
three layouts and their variants. 
3.1 INTRODUCTION 
Electromagnetic interference is a major issue in modem day power converters due 
to their nature of fast switching voltages ( dv/dt) and currents ( di/dt). The converter under 
investigation is a commonly used as a step down DC-DC synchronous buck converter. It 
consists of two MOSFETs turning on and off alternatively and an inductor charging and 
discharging according to the switching state as shown in Figure 3.1 [ 1]. When the high 
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side FET is turned on and the low side FET is turned off, a loop is formed by the input 
decoupling capacitor and the two PETs. This loop inductance and the output capacitance 
of the low side FET form a resonant structure. The parasitic LC resonance causes ringing 
on the rising edge of the phase voltage waveform. This resonance can cause RF current in 
the loop at the resonance frequency which can magnetically couple to the nearby 










The loop inductance and PCB excitation by the loop current are different 
"animals". A small loop inductance may lead to a strong board excitation and vice versa. 
In most previous papers only the minimization of the loop inductance was discussed, but 
this paper takes this one step further and analyzes the EMI for nearly identical loops 
(inductances). 
EMI filters , snubber circuits, etc can be used to treat this EMI problem in de-de 
converters [2]. PCB layouts can be optimized such that we reduce theE and H coupling 
and also minimize the parasitic loop inductance. This paper compares different variants 
of de-de buck converter layouts to minimize the EMI of a buck converter. Three 4 layer 
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experimental test boards (62mil thick) were designed with different buck converter 
layouts. The dielectric thickness was 8mil. Several EMC analysis methods were applied 
to study the EMI behaviour of the test boards. Following was the stack up of the boards: 
• Layer 1: Signal layer (PWM, Low side FET (test board 3), inductor etc) 
• Layer 2: Solid ground plane 
• Layer 3: Solid ground plane 
• Layer 4: Signal Layer (FETs, decoupling capacitors, etc) 
Section 3.2 explains the three buck converter layouts in detail including 
placement ofFETs, via location and decoupling capacitors. Section 3.3 shows the passive 
modelling of the layout variants for estimation of the loop inductance and verification 
using measurements. 
Section 3 .4 provides a detailed analysis of the EMI of three experimental boards 
using far-field and TEM cell measurements. This is further verified by simulation of far-
field in full-wave solver. Finally, Section 3.6 explains different via arrangements that can 
further improve EMC of buck converters. 
3.2 OPTIMIZED LAYOUTS FOR BUCK CONVERTER 
The three layout configurations are depicted in Figure 3 .2. In layout 1 the 
MOSFET packages are placed as shown in Figure 3.2 such that there is minimum 
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distance between the FETs. The current flows from the high side FET to the low side 
FET on the signal layer (red curve) and returns through the ground plane via decoupling 
capacitors (blue curve). The decoupling capacitors were placed as close as possible to the 
FETs in order to minimize the loop size [3]. The current path for layout 1 is as follows: 
Vin~ HFET~Phase plane~ LFET~ GND plane~Dcaps~ Vin 
• Figures not to scale 
• Signal Layer 
• Ground Layer 
Vin 
• Cwrent path from top to 
bottom layer 
Figure 3.2. Current paths for three layouts optimized for minimum loop inductance 
In layout 2 the low side FET is placed just beside the high side FET such that a 
horizontal loop is formed. The distance between the FET packages is minimum and 
optimized for lowest loop area. The main current path is Current returns via the 
decoupling capacitors between the ground and Vin. These decoupling capacitors were 
also placed as close as possible to the FETs. In this layout the current path is split into 
two. Some part of the current returns on the signal layer (red curve), while the other part 
returns through the ground plane via decoupling capacitors. The current path for layout 2 
is as follows: 
Vin~ HFET~ Phase plane~ LFET~GND~ Dcaps~ Vin 
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Vin-7 HFET-7 Phase plane-? LFET-?GND plane-? Dcaps-7 Vin 
The current returning on the same layer forms a horizontal loop. A horizontal 
loop on the signal layer is accompanied with a compensation loop right beneath it on the 
ground plane. This compensation loop helps cancelling the vertical component of H field 
and reducing the loop inductance. 
In layout 3 the two FETs are placed on the top and bottom signal layers of the 
PCB such that the loop is completely vertical. The phase and the ground vias are placed 
such that the loop area of the return current is least as shown in figure 3 .2. Again, the 
decoupling capacitors are placed as close as possible to the FETs. The current return 
path is as follows: 
Vin-7 HFET-7 Phase (top layer)-? phase (bottom layer) -7 LFET-7 GND plane-? 
Dcaps-7 Vin 
3.3 PASSIVE SIMULATIONS 
The parasitic loop inductance of de-de buck converter structure can be estimated 
using passive full-wave simulations if the physical geometry, the PCB layout, package 
dimensions of the FETs, vias etc are modelled to correct dimensions [ 1]. The loop 
inductance itself is small and is in a few nano Henry range. Therefore incorrect 
dimensions of following parameters might lead to incorrect estimations: 
1) The package of the FETs: The package height of the FETs and its lead frame are 
the main contributors to the total loop inductance. For e.g. the loop inductance reduces to 
0.5nH from 2.5nH if the package height is reduced to zero. The lead frame is modelled as 
copper strips as shown in Figure 3.3. Therefore it is recommended to model the physical 
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dimensions and the internal structure of the PETs as similar as possible to the actual 
structure. 
2) Package of the decoupling capacitors and via placement: The decoupling 
capacitors should me modelled to their package sizes (0603, 0805 etc). The location of 
the vias is also critical in minimizing the loop inductance. The solid ground planes in the 
structures were connected with many ground vias. 
3) PCB stack-up: The height of the dielectric also contributes to the loop inductance. 
A PCB with 4mil dielectric thickness will have lower loop inductance as compared with 
8mil dielectric. Therefore accurate modelling of the stack-up is also critical. 
Figure 3.3. shows the internal structure of a MOSFET. 
Figure 3.3. Illustration of internal structure of a power MOSFET 
The lead frame consists of copper strips which connect to the die. Figure 3.4 
sho.ws the full-wave models of the three buck converter layouts. The internal structure of 
the MOSFET was modeled similar to the structure shown in Figure 3.3 for correct 
inductance estimation. 
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Figure 3.4. Passive full-wave models of buck converter PCB and components 
For passive full-wave simulations one state of the buck converter is considered. 
When the high side FET is turned on, it acts like a short with some "ON" resistance 
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Rdson. The low side FET is off and it acts as a capacitor with capacitance equal to the 
output capacitance of the low side FET. Therefore, in the full-wave model, a resistance 
equal to Rdson is added in high side FET structure and a capacitance equal to Coss is 
added in the low side FET. An additional loss which we attribute as "Ross" is also a part 
of the loop. This will be introduced later in the article and will be explained in detail in an 
IEEE transaction article. A discreet port is added in the high side FET to excite the loop. 
The loop is excited and the impedance looking into the loop (Z11) can be calculated from 
S 11. The impedance of the loop will be least at the resonance frequency of the loop. Once 
the resonance frequency of the loop is known, the loop inductance can be back calculated 
using the following equation: 
1 
The loop impedance curves for the three layouts from full-wave passive simulations are 
shown in Figure 3.5. 
Impedance looking into the loop 
40 H- --~- ------- - --:~:-_;:_- _:-_ : ; -_ :l~ :: i+ ::~j: : ·: , : _ ~:·-:_-;:-__ -_·-_--_L+_-_L:_·_-,:-_:_-_- -_l~ - --1~ -- r-~· -~-~-·-_'--:---La-'-y-'-~--'-~~t --:--11 
---Layout 2 
Layout 3 ~ 
! ~l i1111 11elt[lU-8:~~~rVII~ 
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Frequency (M Hz) 
Figure 3.5. Impedance looking into the loop 
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The inductance can also be calculated from the measurement. The phase voltage 
on the three experimental boards was measured. The ringing frequency can be calculated 
from the measured phase voltage and the loop inductance can be back calculated as 
explained previously. Figure 3.6 shows the measured phase voltages. 
Phase Voltage 
12 r---~----~----~----~----~----~----~----~----~----~--~~==~ 
10 -------:------- - --~ 
' ' 
' ' 
8 --- -- --;- - --------
6 -------:---------- -
4 _____ __ : ________ _ 
-0.02 
Time (us) 
Figure 3.6. Measured phase voltages in the three buck converter layouts 
Table.3 .1. summanzes the com pan son of the loop inductances from 
measurement and simulation. 
Table 3.1 Comparison of loop inductances from measurement and simulation 
Loop Inductance comparison 
Ringing Lloop Lloop 
Frequency (measured) (simulation) 
(measured) 
Loop lllMHz 2.5nH 2.4nH 
Layout I 
Loop 114MHz 2.4nH 2.4nH 
Layout2 
Loop 108MHz 2 .7nH 2.5nH 
Layout 3 
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The loop inductance from the measurement and the full-wave simulation show a 
good match. It is evident that the lowest loop inductance in the three cases is almost the 
same, but now the question is "How it affects the far-field emissions?" 
3.4 EMI ANALYSIS OF BUCK CONVERTER 
A 3m far-field measurement was performed in a semi-anechoic chamber on the 
three experimental boards. Figure 3. 7 shows the measured far- field comparison for the 
three boards. Notice that we see a peak at the resonance frequency of each test board. 
Radiation from the one attached power cable was suppressed by ferrites. Thereafter, cable 
placement had no effect on the measured EMI values. 
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Figure 3.7. Far-field spectrum ofthe three test boards 
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Even though the loop inductances of all the experimental boards are similar the 
far-field emissions of layout 2 are significantly lower than the other two layouts. 
The measurements were verified by simulating the far-field of the respective full-
wave models of the test board layouts. A broadband far- field monitor was defined in a 
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full-wave solver and the E field component was simulated at a distance of 3m. Time 
domain solver was used to evaluate the far-fields. The radiation pattern of each test board 
at the resonance frequency was simulated and is as shown in Figure 3.8. 
t1 .. ln lobe direction = 91.0 deg. 
Angularwlctet (3 dB) "' !10.7 deg. 
180 
180 
Pattern for test Board 1 
Pattern for test board 2 
90 tt--:--___,;~___,;.~--;_ ,tf, rr-.-~-..... ---+4-90 
, .,'" 
-~ . 
,. , '"",'...' ~ .. . : ... ~ 
Frequency .. 118 _ . , _ :' 
Nain lobe magnitude = JU.::S dUuV/m .· '·, /'· ·- --· - '\ _: ·• 
t.faln lobe dirc~io~ .. 269.0 dcg~--~ ~~--/ ·- · - -... -- _ _':r.: / 
Angular width t::S dB) = !:IU.!t deg. ~· :,../ 
150' ~- 158 
180 Pattern for test board 3 
Figure 3.8. Simulated far-field radiation patterns of the three test boards 
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The simulation results also show relative differences between the far-fields of test 
boards at the resonance frequency. The far-field results in simulation are normalized to 
1 W of input power and thus the absolute numbers in the simulation are different from the 
measurement [ 6]. We can also consider the parasitic resistance Ross which is the loss 
associated to the output capacitance of the low side FET as shown in Figure 3.9 [4]. 
Low side 
FET 
Figure 3. 9. Equivalent circuit for a turned off low side FET 
3.5 DISCUSSION 
Test board 2 clearly has lower far-field radiation. The horizontal loop [refer 
Figure 3 .2] is accompanied by a compensation loop on the ground plane. The vertical H 
component of the horizontal loop is compensated due to the presence of another current 
loop on the ground plane. The board is designed in such a way that Hx and Hy field 
components are lower since the loop is flat. This can be verified using a TEM cell. TEM 
cell measurement data can be used to determine the DUTs ability to magnetically or 
electrically couple to the nearby structures [ 5]. The E and H coupling separated and the 
dominant coupling mechanism at certain frequency can be determined. Calculation of 
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mutual inductive coupling can be calculated from the measured H coupling. This would 
help calculated the induced common mode voltage across the DUT which can drive the 
antenna structure. [5] explains the methodology of estimating the maximum possible 
radiated emissions due to the common mode voltage. Figure 3.10 shows the estimated 
maximum possible radiated emissions for the three test boards. 
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Figure 3.10. Far-field spectrum ofthe three test boards 
The current paths in test board 2 were modified to verify the effect of 
compensation loop. The decoupling capacitors which completed the horizontal loop were 
removed so that the high frequency current returns only through the ground plane the 
loop is no longer flat. The current has to take a longer path to return through the left side 
of the FETs. It was noticed that the loop inductance was increased by 0.5nH and the far-
field radiations increased by 5dB. This proved that the compensation loop was very 
effective in reducing the loop inductance and the far-field radiations and ts shown in 
Figure 3. 7. The lucky shot test is shown in Figure 3 .11. 
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Figure 3.11. Lucky shot test 
From a signal integrity point of view it would be best to have all the high 
frequency noise current to return only on a single layer. This would reduce the coupling 
through the ground vias and less noise propagation on the ground plane. This can be done 
by shifting the vias near the low side FET away from the original position as shown in 
Figure 3 .11. Figure 3.11 shows variants of board 2 with different via arrangements. 
Variant 1 has two vias near the low side FET and many vias 1 em away. Variant 2 has no 
vias near the FET the many vias 1cm away. Variant 3 has two vias near the PETs and two 
vias 1 em away. This was the current will only return through the two decoupling 
capacitors completing the horizontal loop on a single layer. The variants are shown in 
Figure 3.12. 
Variant 1 Variant2 Variant3 
Figure 3 .12. Variants illustrating different via arrangement 
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These variants are manufactured and the far-field radiation was measured. It was 
noticed that the far-field for all the three cases was suppressed and the loop inductance 
was also reduced by 0.3nH. The loop is not completely horizontal and on one single layer. 
Figure 3.13 shows the measured far-field radiations. 
Figure 3.13 . Comparison of layout 2 and its variants 
3.6 CONCLUSIONS 
Passive simulations for loop inductance estimation are very effective provided 
that the full-wave model has a decent level of accuracy.The minimum loop inductance for 
the three layouts is about 2.5nH. However, it is clear from the simulations, far-field 
measurements and the TEM cell prediction that the test board with a horizontal flat loop 
has far better EMC than the other two test board designs. It was also tested that this test 
board actually radiated less and is not a lucky shot. The far-field radiations can be further 
suppressed by making the current return totally horizontal by moving the ground vias 
away from the low side FET. 
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4. DC-DC CONVERTER EMI REDUCTION USING PCB LAYOUT 
MODIFICATION AND ITS DIPOLE MOMENT ESTIMATION USING GTEM 
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(Part of the following journal paper is based on the two conference papers discussed in 
the previous sections of the thesis and therefore some material might be similar) 
ABSTRACT 
An optimized layout design strategy for de-de synchronous buck converter is 
proposed for EMI reduction and minimization of the parasitic loop inductance. Later, six 
variant buck converter layouts have been designed with different loop orientations. These 
designs are further optimized by apt FET rearrangement, via locations etc, for loop 
inductance minimization. These are taken one step further by suppressing the far-field 
emissions by utilizing the same layout strategy. Passive full-wave simulations are used to 
estimate and verify the loop inductance and far-field emissions and are compared with 
measurements in a semi-anechoic chamber. Later a GTEM cell is used to quantify three 
loop orientations as dipoles. The three loops are compared on the basis of E and H dipole 
moments and are further used to estimate the far-field radiations. 
4.1 INTRODUCTION 
The switching nature of de-de synchronous buck converters can cause significant 
EMI issues. The high frequency ringing in buck converters is the main cause of its EMI 
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[2]. There are several methods to suppress the ringing and the EM I. A popular choice for 
is a RC snubber circuit which is placed across the low side FET to add loss in the circuit 
and suppress the phase voltage ringing [10][11]. Alternatively, a RL snubber can also be 
added in series with the loop to suppress the ringing [3]. There are four methods for EMI 
reduction: 
1. Addition of loss in the loop (use ofRC and RL snubber) [3][10][11] 
2. Reduction of loop inductance with a constant loss in the loop [2] 
3. Layout optimization for geometry based design strategy 
4. Input and output filtering [2] 
This paper mainly focuses on the layout optimization methods and g1ves an 
insight into the physical structure of the loops to suppress EMI. This way EMI issues can 
be dealt on the PCB level. 
Figure 4.1. shows the circuit schematic of a buck converter. 
L_loop1 
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Figure 4.1. Buck converter schematic 
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A buck converter is a step down de-de converter. It uses two complimentary 
switches and an inductor and a capacitor at the output stage. The two MOSFETs switch 
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alternatively connecting the inductor to the source. The energy is stored into the inductor 
and then discharged into the load depending on the switching state. The output voltage is 
decided by the duty cycle of the converter [ 12]. 
The two MOSFETs switch alternatively. Consider a state when the high side FET 
1s "ON" and the low side FET is "OFF". A loop is formed by the input decoupling 
capacitor (Cd) and the two switching MOSFETs [2]. The inductance due to this loop is 
shown as a distributed inductance L_loop1 and L_loop2. A turned off low side FET is 
seen as a capacitance which is equal to its output capacitance Coss. When the high side 
FET turns on the high frequency noise current is provided by the input decoupling 
capacitors. The noise current is blocked by the high impedance L 1 which is often in sefl 
resonance in the ringing frequency. The current flows through the output capacitance of 
the low side FET. This way all the noise current is confined within the Decap-MOSFET 
loop [2]. 
The inductance of the Decap-MOSFET loop and the output capacitance of the low 
side FET will resonate at some resonant frequency[ 1] [2]. This will cause ringing on the 
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Figure 4.2. Measured voltage at phase node 
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To mitigate the EMI issue the loop inductance needs to be minimized as much as 
possible. The main goal was to design a physical loop structure by layout optimization 
which has a minimum loop inductance. Initially three loop orientations were designed 
using a 4-layer board. The stack-up of the variants was as follows: 
• Layer 1: Signal Layer (PWM, inductor, output stage and etc.) 
• Layer 2: Solid Ground Plane 
• Layer 3: Solid Ground Plane 
• Layer 4: Signal Layer (FETs, decoupling capacitors) 
The paper details out three absolutely different loop orientations by optimizing 
PCB layouts for minimum loop inductance and their EMC. The loops are optimized by 
careful placement of FETs, decoupling capacitors, vias etc. 
4.2 OPTIMIZED PCB LAYOUTS UNDER INVESTIGATION 
The basic purpose of optimizing the PCB layouts was to m1n1m1ze the loop 
inductance as much as possible. Minimizing the parasitic loop inductance will help 
suppressing the EMI of the buck converter [2]. Following key points were kept in mind 
while optimizing the printed circuit boards: 
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The decoupling capacitors were placed as close as possible to the PETs in 
order to reduce the parasitic loop inductance [3] 
The MOSPETs were also placed at a minimum distance from each other to 
reduce the loop size and the parasitic inductance. 
The vias were placed after carefully examining the current path in the 
loop. They were placed such that the loop area of the current loop is least. 
The size of the phase plane was kept as small as possible to reduce E 
coupling [3]. 
MOSPET package height dominates the loop inductance. Therefore, a 
package with very low height was chosen. In this case MSL1 packages 
were used. 
Table 4.1 compares the three PCB layout designs. 
Vertical layout 1 is designed by placing the FETs such that all the high frequency 
current returns in the loop through the ground plane as shown in Table 4.1. The path for 
the high frequency noise current is shown using a red and a blue arrow. The HF current 
flows from the input patch, passing the two PETs. The current loop is completed through 
the ground plane where the decoupling capacitors provide the return path to the Yin 
plane. 
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TABLE 4.1 Comparison of the three loop orientations 
V erticalloop 1 Flat horizontal loop Vertical loop 2 





Vin-7 HFET-7Phase plane Vin-7HFET-7Phas 
plane-7 LFET-7 GND 7LFET-7GND-7D e (top layer)-7 
plane-7Dcaps-7 Vin ps-7Vin phase (bottom 
layer) -7 LFET-7 
Vin-7HFET-7Phase GND plane-7 
plane 7LFET-7 Dcaps-7 Vin 
plane-7 Dcaps-7Vin 
Loop This can be This can be The area can be 
area considered as a considered as a flat approximated by 
appro xi horizontal rectangle rectangle with an splitting into 3 
mation with an area: area: rectangles: 
A= 18mmX0.25mm A=6mmX6mm= A= 8X0.2 5+ 1X0.4 
= 4.5mm2 36mm 2 + 8X0.25 = 4.4mm 2 
Ltoop 2.5nH 2.41nH 2.7nH 
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In the flat horizontal loop the basic goal was to make the current loop as 
horizontal as possible i.e. to force most of the current to stay on the top layer. This is 
shown in Table 4 .1. 
The only difference in this case comes from the fact the there are two decoupling 
capacitors which provide a shorter path for the current to return to the Vin plane directly 
on the top layer. Therefore it is assumed that all the HF noise current would take the 
shortest path and complete the loop on the top layer itself. However, some of the noise 
current still takes another path where the current goes to the ground plane through GND 
vias and returns through the two decoupling capacitors on the left side of the high side 
FET. In short, the noise current in the loop splits into a horizontal and a vertical path. But 
since the major part of the current flows on the signal layer, it forms a horizontal loop. 
This horizontal loop is accompanied by a compensation loop on the ground plane. This 
compensation loop is proved to be very effective in reducing the loop inductance even 
though this loop has a larger area. 
Vertical loop 3 had to be oriented in such that it is completely vertical. To do this, 
the two FETs were placed on the top and bottom layer of the PCB as shown in Table 4.1. 
The placement of vias in this loop orientation is the most critical decision. The ground 
vias and the vias at the phase plane must be placed in such a way that the loop area is 
minimized. 
Table 4.1 shows that the vertical loops have similar loop areas while the flat 
horizontal loop has a much bigger loop area. It is true that smaller loop areas will have 
lower inductances [2]. But it is not necessary that a large loop will always have higher 
inductance as shown in Table 4.1. The geometry if the flat horizontal loop is such that the 
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fields from the current loop on the top layer are suppressed by a compensation loop on 
the ground plane. Thus, it decreases the parasitic loop inductance. Also, L1oop is 
dominated by the height of the package. Since we use the same package for all the 
designs, the inductances are similar. 
The L 1oop estimation and the presence of compensation loop are explained in later 
sections. 
4.3 FULL-WAVE MODELING OF DC-DC BUCK CONVERTERS 
Full-wave modeling of the passive structure and PCB layout of buck converter is 
an excellent method to analyze the parasitic loop inductance. This section provides a 
simulation guideline and some key points to remember while modeling the structure. 
The parasitic loop inductances itself is a pretty small number. In modern circuits it 
is as low as 2nH. Therefore it becomes very critical to model smaller details inside the 
loop. Following are the important modeling parameters to achieve an accurate full-wave 
model [1]: 
4.3.1 MOSFET Package. Major contribution of loop inductance is from the 
height of the MOSFET package. Higher the FET package, longer is the current path in 
the loop which leads to higher inductance. The lead frame inside the package should be 
modeled such that it reflects the actual current path in the package[ 1]. In our simulation 
the lead frame is modeled as a combination of metal strips connected to the die. This is 
shown in Figure 4.3. 
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Figure 4.3. Internal structure of power MOSFETs used 
After the modeling the structure a simple simulation was done to see the variation 
in the loop inductance with the actual height of the package and when the package height 
is reduced to zero. It was observed that the loop inductance was reduced to as low as 
0.5nH from 2.4nH when the package height was zero in flat horizontal loop design. This 
proves that the package height is a strong contributor to the loop inductance. 
4.3.2 Decoupling Capacitor Package & Via Placement. The package of the 
decoupling capacitors must be modeled accurately to their original dimensions [ 1]. If 
using ceramic capacitors, they can be modeled as a metal block with a discrete lumped 
capacitance connected between the blocks. Also, via placement is critical in reducing the 
loop inductance. The solid ground planes should be well connected with many vias in 
case of vertical loop 2. 
4.3.3 Stack-up. The PCB layer stack-up must be well known before hand since 
the dielectric thickness will also contribute to the total loop inductance. 
The three full-wave structures are as shown in Figure 4.4. 
64 
Figure 4.4. Full-wave structures of the three optimized layouts 
• Loop Inductance simulation Concept 
To estimate the parasitic loop inductance of the buck converter we consider only 
one switching state. Let us consider the state when the high side FET is turned "ON" and 
the low side FET is turned "OFF". In the "ON" state the high side FET is seen as a short 
(combination of Rdson and little connection inductance) and the low side FET is seen as 
a capacitance (equal to the output capacitance Coss) when it is "OFF". Therefore in the 
full-wave model a lumped resistance Rdson is added in the high side FET and a lumped 
capacitance is added in the low side FET [2]. The loop is excited with a discrete port 
located in the high side FET as well. The loop is excited with a known broadband source 
and the impedance looking into the loop is calculated from S 11. 
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This impedance curve will resonate at a frequency equal to the resonance of the 
loop inductance and the Coss. Once we know the resonance frequency from the 
impedance curve the loop inductance can be back calculated using the following 
equation: 
1 Fr = - - -r======= 
2 x 1r x .J Lloop x Coss 
The impedance looking into the loop is shown in Figure 4.5. 
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Figure 4.5. Impedance looking into the switching loop 
Once the loop inductance is calculated the far-field from the loop can be further 
calculated by defining a broadband far-field monitor to obtain the radiation pattern. The 
pattern at the resonance frequency can be observed and the major lobe magnitude gives 
the maximum far-field radiation. 
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Another additional loss attributed as "Ross" may be included in the full-wave 
simulation. This is the loss associated to the output capacitance of the low side FET Coss 
[ 4]. The total attenuation in the loop may be dependant on Ross since it is pretty large as 
compared to Rdson and is in the range of hundreds of milliohm. Therefore an equivalent 
circuit for the low side FET when it is turned off can be realized as shown in Figure 4.6. 
Figure 4.6. Equivalent circuit of low side FET when turned off 
The estimated loop inductance and far-field from full-wave simulation has been 
compared with the measurements and is explained in the later sections. 
4.4 LOOP INDUCTANCE AND FAR-FIELD MEASURMENT 
The loop inductance of the buck converter can be measured by measuring the 
ringing frequency from the rising edge of the phase node voltage. Figure 4. 7 shows the 
ringing measured at the rising edge of the three layouts. 
Figure 4. 7. Phase voltage ringing on the three test boards 
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Equation 1 can be again used to back calculate the loop inductance from the 
measured resonance frequency [2]. A comparison of the measured and simulated loop 
inductances is as shown in Table 4.2. 
Table 4.2 Comparison of loop inductances from simulation and measurement 
Loop Inductance comparison 
Ringing Lloop Lloop 
Frequency (measured) (simulation) 
(measured) 
Loop lllMHz 2.5nH 2.4nH 
Layout 1 
Loop 114MHz 2.4nH 2.4nH 
Layout 2 
Loop 108MHz 2.7nH 2.5nH 
Layout 3 
From Table 4.2 it is evident that the loop inductances for all the three loops are 
similar in spite of their size and orientations. Therefore it is interesting to know how the 
far-field looks like for similar loop inductances. 
From Table 4.2 it is evident that the loop inductances for all the three loops are 
similar of their size and orientations. Therefore it is interesting to know how the far-field 
looks like for similar loop inductances. The question is should the far-field radiation look 
similar for similar loop inductances? 
The far-field is first verified using full-wave simulations and A broadband field 
monitor was used in a time domain full-wave solver to monitor the far-field radiation at a 
distance of 3m. The radiation pattern at the resonance frequency was obtained in 
dB!J. V /m and the magnitudes of the major lobe were compared for all the three test 
boards. Figure 4.8 shows the radiation patterns as obtained in the full-wave far-field 
simulation of three test boards. 
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Figure 4.8. Simulated radiation patterns of the three optimized loop layouts 
To verify the simulations the far-field measurement was done in a semi-anechoic 
chamber using a log periodic antenna at a distance of 3m from the DUT. A maximized 
far-field measurement was performed by placing the DUT in all possible orientations and 
by varying the height of the antenna. 
It is expected to receive maximum signal at the resonance frequency. The 
measured broadband far-field radiation is as shown in Figure 4.9. 
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Figure 4.9. Far-field comparison between the three test boards 
It can be clearly noticed that the radiated far-field for test board 2 is less than the 
other boards by more than 1 OdB. The current loop in test board 2 is accompanied by a 
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compensation loop on the ground plane underneath it. This compensation loop has an 
equal magnitude but an opposite direction to the loop current on the signal layer. This 
generates an equal and opposite vertical H field which compensated for the vertical H 
field component of the buck converter current loop. TEM cell and GTEM cell 
measurements have proved that H field coupling is the dominant coupling mechanism for 
DC-DC buck converters which is discussed later in this article. Therefore the 
compensation loop helps to reduce the total H field radiation and suppresses the far-field 
emissions. 
The frequency domain results in a full-wave solver may be normalized to some 
fixed value. In case of the CAD tool used for these simulations the time domain results 
were real but the frequency domain results were normalized to a fixed value of 1 W of 
input power [6]. 
Thus, the far-field simulation results are also normalized. In order to have a valid 
comparison between measurement and simulation an innovative method which compares 
the transfer functions was devised. The transfer function between the loop and current 
and the far-field can be obtained by taking their ratios in both measurement and 
simulation. In the measurement the loop current was calculated from the measured phase 
voltage spectrum with same instrument settings. The transfer functions obtained from the 
simulation and measurements can be compared and are shown in the Table 4.3 [Appendix 
A]: 
The comparison in Table 4.3 proves the similarity between the simulations and 
the measurements. 
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Table 4.3. Transfer function comparison from simulation and measurement 







4.5 IMPACT OF GND VIA LOCATION 
In the test board 2 significant amount of HF noise current in the loop also returns 
through the ground plane. The ground vias near the low side FET provide the path to the 
ground and carry all the noise current flowing on the ground layer. This might affect the 
signal integrity of a nearby signal. The noise current through the vias could easily couple 
to the nearby traces. Also, it is better to mitigate the problem of HF noise current 
propagation on the ground plane. 
The main goal in rearranging the ground vias is to force all the HF noise current 
on the top layer and minimize the current flowing through the ground vias to the ground 
plane. It is interesting to find the impact of via location on L1oop and far-field. It can be 
achieved by shifting the ground vias away from their original location. In this case the 
vias were shifter 1 em away from their original position. Figure 4.10 shows three different 
via configurations, their loop inductances and the far-field simulation results. These are 
further compared with measurement which is shown in Figure 4.11. 
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Variant 1 Variant2 Variant3 
Figure 4.1 0. Via arrangement variant test board layouts with simulated radiation patterns 
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Figure 4 .11. Far-field radiated emission measurement for via arrangement layouts in 
comparison to the original case 
The variant 1 and 2 had many vias far away from the low side FET and no or very 
few vias near the FET. Variant 3 had very few vias at both the ends. This was done to 
also see the effect of number of ground vias. As the vias are shifted further away, more 
and more noise current is forced to flow on the top layer. However, small amount of 
noise current flows on the ground through the vias. The compensation loop in this case is 
more effective as most of the noise current flows on the top layer. The loop inductance 
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reduces by 0.4nH. The loop inductance measurement and simulation is 2nH and 2.19nH 
respectively. The far-field measurement and simulation also show the effectiveness of the 
compensation loop. The far-field radiation further decreases by 5dB. It was also noticed 
that number of GND vias near the PETs does not really make a big difference in L1oop and 
far-field radiation. 
4.6 COMPARISON ON THE LEVEL OF DIPOLE MOMENTS USING GTEM 
CELL MEASUREMENTS 
A GTEM cell is a broadband transverse electromagnetic waveguide working up to 
GHz range. The OATS (Open area testing site) is the standard environment for emission 
measurements. The DUT can be placed and rotated inside the GTEM cell. Each test 
board can be represented as an equivalent E and H dipole moment. This way all the 
layout designs can be compared on the level of dipole moments and dominating dipole 
moments can be identified. The measurements in the G TEM cell can be further used to 
correlate to the OATS results (in this case measurements were done in the far-field 
chamber at 3m). GTEM cell illustration is shown in Figure 4.12. 
Purl 
~rben 
Figure 4.12. GTEM cell illustration 
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Reference [7] suggests three different methods to estimate the dipole moments in 
a GTEM cell. Here we will use 9 measurement method. 
The EUT is modeled as a set of multipoles and only the initial dipole terms are 
retained [7]. The TEM cell measurements are used to determine the magnitude of the 
dipole moments. The DUT emissions in the free space or over a ground plane are 
simulated based on dipole moments. 
The EUT was placed inside the GTEM cell. The buck converter test boards were 
powered using an external DC power supply. The cables of the DC power supply were 
inserter through a hole in the GTEM cell. Common mode and differential mode ferrites 
were added on the cable so suppress all the noise due to the cable. The GTEM cell port 
was connected to the spectrum analyzer. 
For the nine measurement approach the EUT has to be placed in three different 
orientations and each orientation has to be orthogonal to each other so that each axis of 
the coordinate system of the EUT is aligned in tum with the vertical axis of the cell ( a=O 
in each position) This can be realized in the following way: 
1) The cell is given a coordinate system (x,y,z) where the z-axis is the direction of 
wave propagation, y-axis is the vertical and therefore aligned with the electric field 
strength and x-axis is horizontal which is aligned with the magnetic field. 
2) The EUT is now given a primed coordinate system (x', y ', z ' ) and for the first it is 




Figure 4.13. EUT coordinate system 
3) For the other two orientations the y' and z' axis of the EUT are aligned with the 
axis of the GTEM cell as shown in Figure 4.16. 
Therefore three electric and three magnetic dipole moments are along the three 
axis of the EUT and are aligned with the axis of the GTEM cell one by one. 
4) Now in each orthogonal position the EUT is rotated along its plane at an angle a 
in two positions. 
5) In this case we rotate the EUT along its plane at angles +45° and -45°. 
6) In all there are three measurement positions in one orientation which g1ves 9 
positions in total. 
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y 
Figure 4.14. Basic orientations of test boards inside the GTEM cell 
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The powers measured at the port of the GTEM cell in 9 measurements can be 
processed for calculation of E and H dipole moments. The radiation in the GTEM cell is 
well documented in [7] [8] [9] and therefore a summery of the theory is provided. 
The termination of the GTEM cell is chosen to be +Z direction of the cell. TEM 
mode will be excited in the cell according to [7]. The excitation coefficients for the TEM 
mode are given by equation 2. 
(Qo) = _ _!_(Py ± jkoMx)eoy bo 2 (2) 
where P and M are the electric and magnetic dipole moments respectively. Eoy is the 
vertical component of the electric field at the EUT location [7] [8]. 
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The measured power at the GTEM cell port is normalized by _!_eoy2 • laal 2 and lbal 2 
4 
are the powers carried at the port of the GTEM cell [8]. The normalized power at the port 
is given by equation 3 [7]. 
(3) 
The 9 measurement can be related to the electric and magnetic dipoles along x, y 
and z axis using equation 3. Therefore, we obtain 9 different equations and six unknowns. 
These equations can be solved simultaneously to obtain the values of Px, Py, Pz, Mx, My 
and Mz as a function of frequency [7]. Once all the six unknowns are obtained the vector 
magnitude of electric dipole moment P and magnetic dipole moment M can be found 
from equation 4 [ Apendix B] 
P = ~ Px2 + Py2 + P:? 
M = ~Mx2 +My2 +Mz2 (4) 
Following table shows the calculated valued of electric and magnetic dipole 
moments along each axis for the three test boards with different loop orientations. 
Table 4.4 Comparison of electric and magnetic dipole moments in a GTEM cell 
Electric Dipole Magnetic Dipole 
Moments Moments 
Px Py Pz koMx koMy koMz 
B1 0.15J..L 0.18J..L 0.03J.! 0.35J.! 0.02J..L 0.16J..L 
B2 0.04J..L 0.11 Jl 0.01 Jl 0.1 Jl 0.02J..L 0.035J.! 
B3 0.01 Jl 0.25~-t 0.01 Jl 0.06J..L 0.02J..L 0.35J.! 
77 
The total electric and magnetic dipole moments are calculated and shown in Table 
4.5. In order to compare the test boards on the basis of dipole moments it is important to 
obtain the total E and H dipole moments. 
Table 4.5 Total electric and magnetic dipole moments 
Electric dipole Magnetic dipole 
momentP momentkoM 
Bl 0.236J..L 0.385J..L 
B2 O.ll7J..L 0.107J.! 
B3 0.25J..L 0.35J..L 
It is to be noted that P and koM have the same unites and therefore they can be 
directly compared [7]. 
It is pretty clear from the tables that the magnetic dipole moment is little stronger 
in each test board (by about 30%). The magnetic dipole moment magnitude is the least 
for test board 2 in comparison with test board 1 and 3. 
Maximum far-field strength can be predicted from the radiated power inside a 
GTEM cell. According to [7] the power measured in the three basic positions can be used 
to predict the maximized far- field strength using equation 5. 
(5) 
Where b11 , b22, b33 are the powers measured at the GTEM cell port in three basic 
orientations 
The electric field in the far-field (at a distance r) due to a short dipole is given by 
equation 6 [7]. 
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(6) 
It was assumed that the total power radiated is due to a short dipole moment and 
is represented by three basic measurements. This is a good representation if the single 
dipole moment is dominant. Now, this dipole is located over a ground screen and vertical 
and horizontal electric fields are calculated. It should be noted that the geometry factors 
in equations 7 & 8 have to be maximized [7][8]. 
(7) 
(8) 
The estimated far-field for test board 2 us1ng the described method 1s shown 
below in Figure 4.15. 
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Figure 4.15. Far-field prediction from GTEM cell 
GTEM cell measurements can be well applied to obtain a reasonable comparison 
on the basis of dipole moments. Further, these measurements can be used to predict the 
maximized far-field strength. 
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4.7 CONCLUSION 
This article suggested several DC-DC synchronous buck converter PCB layout 
modifications which proved to be very effective in mitigation of the EMI problem. The 
parasitic loop inductance and the radiated emissions have been minimized by careful 
optimization of the PCB layout design. A simulation guideline is introduced and is 
verified against the measurements. The simulation and board measurements were further 
verified by measurements inside a G TEM cell which was used to compare the test boards 
by representing each of them as electric and magnetic dipole moments. It was observed 
that the magnetic dipole moment was dominating in all the boards. It was also shown that 
test board 2 had the weakest dipole magnitudes. Further, far-field can be well estimated 
using GTEM cell measurement process. 
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APPENDIX A 
A.1. Normalization in CST Microwave studio 
The frequency domain results in a full-wave solver may be normalized to some fixed 
value. In case of the CAD tool used for these simulations the time domain results were 
real but the frequency domain results were normalized to a fixed value of 1 W of input 
power [6]. Therefore in order to test this same geometry was ex<;:ited with two different 
signals with drastically different magnitudes. The current in the loop was compared for 
both the excitations in time and frequency domain. Figure A.1, A.2 and A.3 show the 
excitation signals and the loop currents in time domain and frequency domains. 
1V Gaussian excitation pulse 160V Gaussian excitation pulse 





0 2 4 6 8 
Tlme(ns) 
Fig.A.1. Excitation signals 
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Figure A.3 shows that the frequency domain results are always normalized to a 
fixed value which in this case is 1 W of input power. Thus, the far-field simulation results 
are also normalized. In order to have a valid comparison between measurement and 
simulation an innovative method which compares the transfer functions was devised. The 
transfer function between the loop and current and the far-field can be obtained by taking 
their ratios in both measurement and simulation. In the measurement the loop current was 
calculated from the measured phase voltage spectrum with same instrument settings. The 
transfer functions obtained from the simulation and measurements can be compared and 
are shown in the table below: 
TABLE A.1 : Measurement and simulation comparison 
Measurement Simulation (dB) 
(dB) 
Board 1 -37.21 -36.02 
Board 2 -45.52 -44.20 
Board 3 -36.77 -34.98 




A GTEM cell is a broadband transverse electromagnetic waveguide working up to GHz 
range. The OATS (Open area testing site) is the standard environment for emission 
measurements [7]. The measurements in the G TEM cell have to be correlated to the 
OATS results (in this case measurements were done in the far-field chamber at 3m). 
GTEM cells are single port broadband TEM cell extended to GHz range. The septum on 
the other end is terminated by a 5 Oohm load. They do not couple to the external 
surroundings and thus avoid the problem of electromagnetic ambient. Below shown is a 
model of a TEM cell. 
Figure 1. Model of a GTEM cell [7] 
Some methods need measurements in three different orientations while some need 
9 or 15. But if the EUT is known to be predominantly electric or magnetic three 
measurements are also sufficient to far-field prediction from GTEM cell. Here we will 
use 9 measurements [7]. 
The basic idea is to model the EUT as a set of multipoles and only the initial 
dipole terms are retained. The TEM cell measurements are used to determine the 
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magnitude of the dipole moments. The DUT emissions in the free space or over a ground 
plane are simulated based on the measurements. 
Figure 2 shows the measurement setup of the GTEM cell (ETS-5407). The EUT 
was placed inside the GTEM cell. The buck converter test boards were powered using an 
external DC power supply. The cables of the DC power supply were inserter through a 
hole in the GTEM cell. Common mode and differential mode ferrites were added on the 
cable so suppress all the noise due to the cable. The GTEM cell port was connected to the 
spectrum analyzer. This setup is as shown in the Figure 2. 
em~,//~ 




Figure 2. Measurement setup 
Procedure: 
For the n1ne measurement approach the EUT has to be placed in three different 
orientations and each orientation has to be orthogonal to each other so that each axis of 
the coordinate system of the EUT is aligned in turn with the vertical axis of the cell ( a=O 
in each position) [7][8][9]. This can be realized in the following way: 
-+ The cell is given a coordinate system (x,y,z) where the z-axis is the direction of 
wave propagation, y-axis is the vertical and therefore aligned with the electric 
field strength and x-axis is horizontal which is aligned with the magnetic field. 
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-+ The EUT is now given a primed coordinate system (x ' ,y ' ,z ' ) and for the first it is 
aligned with the coordinate system of the cell. 
Y' 
)(' 
Figure 3. Coordinate system for the EUT 
-+ For the other two orientations they' and z' axis of the EUT are aligned with the 
axis of the GTEM cell as shown in Figure 4. 
Therefore three electric and three magnetic dipole moments are along the three axis of the 




x' z' y' 
y y 
Figure 4. shows the orientation of the three boards inside the GTEM cell 
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Figure 5. gives a better understanding of how the two coordinate systems are 
aligned with each other. 
z z z 
Z' y' x' 
y y y 
Figure 5. Alignment of the two coordinate systems. 
-+ Now in each orthogonal position the EUT is rotated along its plane at an angle a 
in two positions. 
-+ In this case we rotate the EUT along its plane at angles +45° and -45°. 
-+ Therefore in all we have three positions in one orientation which gives 9 positions 
in total. 
-+ Power is measured at the port of the TEM cell on a spectrum analyzer in the 9 
positions. 
Post processing of the measured power: 
-+ The measured power is a combination of electric and magnetic dipole moments 
denoted asP and M respectively. 
-+ The measured power is first normalized to the TEM vertical electric field at the 
EUT location. 
-+ The TEM mode vertical electric field is "eoy" which is dependent on the position 
of the EUT inside the cell. The height of the EUT from the septum is taken into 




Where Z is the characteristic impedance of the cell and h is the height of the EUT 
above the septum. 
-+ The measured power is first converted to Watts and then is normalized to eoy. 
The normalized powers can be written as combinations of the E and H dipole 
moments as shown in the equations below [7]: 
p2yl + 
1 1 
K2o Mx~Mz' b12 = -K2 M 2 I+ -K2 M 2 I+ 2 0 X 2 0 z 
p2 I+ 1 1 2 2 K2o Mx~Mzl b13 = -K2 M2 '+ 2K oM zl-y 2 0 X 
b21 = p2zl + K2o M2yl 
1 1 
b22 = p2 I+ -K2o M2 I+ -K2o M2 I+ K2o My~Mxl 
z 2 y 2 X 
2 1 2 2 1 2 2 2 b23 = P zl + 2 K o M yl + 2 K o M xl - K o M yl M x' 
b31 = p2 xl + K2 o M2 z 
2 1 2 2 1 2 2 2 b32 = P xl + 2K oM zl + 2K oM y + K o Mz1My 
2 1 2 2 1 
b33 = P x' + 2K oM zl + 2K 2 0 M 2 y 
Where b11 is the normalized power measured in orientation 1 
b21 is the power measured in orientation 1 at 45° 
b 13 is the power measured in orientation 1 at -45° and so on ... 
-+ We have 9 equations and 6 unknowns (Ex, Ey, Ez, Mx, My and Mz). These 9 
equations are solved to obtain the values of the six unknowns. 
88 
-+ Next we calculate the total radiated power (radiated by a short dipole electric or 
magnetic) from [7] 
P o = lOko2(b11 + b22 + b33) 
-+ We now locate this dipole above a ground screen and calculate the horizontal 
and vertical electric field 
Figure 12. Dipole over a ground screen[8] [9] 
The horizontal and vertical E field for a dipole over a ground plane can be calculated from [7] [8] [9]: 
Where ko: propagation constant in free space 
Eh: Horizontal electric field strength 
Hv: Vertical E field strength 
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Paths for future study or investigation into effects of layout designs 
All the three design layouts discussed have a low loop inductance and the 
horizontal loop has lower far-field radiations. A lower loop inductance and a 
lower far-field would never hurt and is always required. However, all the 
measurements and simulations were done on a lOcmXlOcm test board with a loop 
in the center such that the loop excites the board. The radiations from the board 
were measured. 
It will be very interesting to examine how the three loops behave when 
placed in a real product such as a laptop etc. Simulations and measurements of 
common mode current on a nearby cable or coupling from the loops to the 
enclosure might reveal the compatibility of the loop in practical applications. 
Few simulations were carried out for common mode current and coupling to 
enclosures. 





Terminated with PEC 
Figure C.l. Full-wave simulation of common mode current on a cable 
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A cable modeled as a PEC cylinder was connected between the ground 
plane of the PCB and an infinitely large ground plane which was realized as a 
PEC boundary. A very small value lumped resistor was connected in series with 
the cable and the current was monitored on it. This is the common mode current 
induced on the cable. This structure was used to compare loop 1 and loop 2. Plot 
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Figure C.2. Common mode current induced on the cable using full-wave 
simulations 
This common mode current is strongly dependant on the cable location 
and the loop orientation. Therefore, several test cases need to be created with 
carefully thought setup of the cables according to the loop orientations. Also, 
these should further be verified using a stable measurement setup. 
2. Coupling to the enclosure 
The enclosure for the device can itself act as a strong antenna. Therefore 
the coupling from the loops to the enclosure would be a good study. A simple 
simulation was done to illustrate a sample case. 
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Metal Plane (PEC) 
OUT lc ~i 1000 
Ground 
Figure C.3. Simulation of current induced over a metal plane in the 
vicinity of the DUT 
Common mode current was monitored on a plane right above the buck 
converter geometry in a full-wave solver. The plane was place at a distance of 
2mm from the printed circuit boards. A high value lumped resistor (1 OO.Q) 
connected the metal plane (PEC) with the ground plane and the current 
through the resistor was monitored. Figure C.4 shows the spectrum of the 
simulated current. 
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Figure C.4 Spectrum of the current measured on the metal plane. 
Similarly in this example several cases need to be planned for simulation 




• Co-simulation is a decent method to analyze the combined solution of full-wave 
and SPICE for buck converter EMI but involves a lot of meticulous verification 
steps. 
• However it has reached a maturity level where EMI parameters can be will 
simulated. 
• Passive full-wave simulations can be well used to predict the loop inductance 
and far-field radiations from passive buck converter geometry. 
• The layout designs and measurement prove that a horizontal flat loop above a 
ground plane has the least EMI. 
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